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PSC HARDWARE DESCRIPTION
In this section, the PSC hardware will be described. The Hardware Architecture, Vehicle
Management System Computer, Pilot Interface, and PSC Mode Selection will be discussed.
Theprimary computers in the system architecture are the Digital Electronic Engine Controls
(DEECs), Electronic Air Inlet Controllers (EAICs), Vehicle Management System Computer (VMSC),
Central Computer (CC), and the PASCOT interface unit. The ROLM HAWK computer was used for
early testing of the PSC logic and hosted the PCA algorithm. These computers are linked
together by data buses which allow information exchange from one to another.
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Vehicle Management System Computer (VMSC)
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Vehicle Management System Computer
Advanced Computer Architecture
• Motorola 88000 RISC
Architecture
• Three Redundant Channels
• Three Processors/Channels
• High Speed FO Bus Provisions
for VMS
• 1553 I/O for Avionic and VMS
Flight Quality Design
• F-15 Flight Worthiness
• Replaces DEFCC
• Expands VMS Flight Demo
Capability
• Flight Tested in NASA F-15
VMSC Provides
• State-of-the-Art Capabilities
• High Throughput (11-15 MIPSI
Processor)
• Large Memory to 4.5 MBYTEI
Processor Plus Global Memory
• Integrated Ada and Fortran
Environment
VEHICLE MANAGEMENT SYSTEM COMPUTER (VMSC)
The Vehicle Management System Computer (VMSC) has state-of-the-art capabilities which make
dual engine optimizaton possible. The VMSC has three redundant channels w_th up to three
processors per channel. It features high speed inter-channel communication and Motorola 88000
RISC architecture. Each processor has large local memory and is capable of operating at 11 to
15 million instructions per second.
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VMSC Channels
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VMSC CHANNELS
Channels A and B of the VMSC contain the basic F-15 flight control laws. Each channel contains one
1553/Inter-channel communication (ICC) card, two analog/discrete I/O cards, one power supply (P/S) card, and one
CPU. Each CPU contains Pitch and Roll/Yaw flight control laws thus providing dual redundancy.
Channel C is dedicated to the PSC control laws. It contains one 1553/Inter-channel communication (ICC) card, one
analog/discrete 1/O card, one P/S card, one LOFES card and three CPUs. The first CPU contains the foreground logic
which executes at 20 hertz. The second CPU contains the logic for the left engine optimization and the thtrd CPU
contains the logic for the fight engine optimization. The three CPUs operate concurrently.
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Pilot Interface
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PILOT INTERFACE
The crew station in F-I 5A ship 8 has been configured to allow thepilot to interface with the
PSC control laws. Thepiiot interfaces are the couple button, the paddle switch, the PSC
control panels, the HUD, and the NCI.
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PSC COUPLE BUTTON
The PSC couple button, located on the throttle, is the only means of coupling PSC. The couple
button can also be used to uncouple PSC by del_ressing the button when PSC is coupled. The
paddle switch, located on the stick allows the pilot to rapidly uncouple PSC in case of an
emergency.
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PSC CONTROL PANELS
The PSC control panel and the computer control panel allow the pilot to select various PSC or
HIDEC modes, select the engine tobe optimized, initiate BIT, enter NCI data, power the Hawk
computer, and reset VMSC channel C. The upfront panel indicates that a mode has been selected
which will send trims to the engine by lighting the TH/ENG light, that PSC is coupled by
lighting the CPLD light, and that a system in-flight integrity management error has occurred
by lighting the IFIM light.
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Navigation Control Indicator (NCI)
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NCI Selectable Options
• NCI Can Be Used By Pilot to Modify the Control
Laws In-Flight
Navigation Control Indicator
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"10" Or "11"
4. Depress Ready (RDY) Button (Lights)
5. Enter Data:
t.atitude: NXXXXXENTER
Longitude: W X X X X X X ENTER
Altitude: A+XXXX×ENTER
6, Depress Enter Data Button on
PSC Control Panel
NAVIGATION CONTROL INDICATOR (NCI)
The NCI can be used by the pilot to modify the PSC control laws in-flight. It is used to
select sensor bias corrections, system gains, trim biases, optimization limits, and logic
switches. The NCI is also used to select ground maintenance functions and initiate preflight
BITs during ground tests.
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Algorithm Flexibility
NCI Entries Allow Inflight Selections
Mode Selections
• Engine Only Optimization
• E xplicit Thrust
• Optimization Without CIVV
• Optimization Without RCVV
• Velocity Hold
• MaximLrn Thrust at Constant FTIT
• Supersonic Rapid Decel Mode
• New/Old Stabilator Trim Drag
System Constants Selections
• Bias on Engine Cmqmands
• One Shot Kalman Filter
• N(_'ninal Efficiency Curves
• Calculated Alpha and B eta in Calculator/Predictor
• Inlet Percent Critical
• Inlet Shock Displacement
• FTIT Limit
• Alpha/Beta Predictor Lead Time
• Excess Stall Margin
• Bleed Air Multiplier
• Stored Tables of Component Deterioration
• Filter Trne Constant on ConTnands
• HAMSTR Inlet Recovery
Id_r_rmrn Flig_t Test l_c_ibJ/O/ i
PSC ALGORITHM DESIGN FLEXIBILITY
The PSC algorithm has been designed to have great flexibility to maximize flight test
effectiveness. The NCI and the PSC control panel are used to select various optimization modes
and system constants. This allows the control laws to be modified during or between flights
without generating a new OFP.
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PSC SOFTWARE DESCRIPTION
The PSC software is distributed among the Vehicle Management System Computer, Central Computer,
DEECs and EAICs. This section describes the major PSC modules, VMSC logic, VMSC Ch. C memory
requirements. VMSC Ch. C timing. NCI variables and where they are located.
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Major PSC Modules
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MAJOR PSC MODULES
The majority of the PSC modules reside in channel C of the VMSC. These modules are split between
the foreground processor and two background processors. The major foreground modules are the
supervisory logic, the Kalman Filter, and the stall protection logic. The major background
modules are the compact engine model, compact inlet model, optimization logic, and inverse DEEC.
VMSC channels A and B, the Central Computer (CC), the DEECs and the EAICs also contain important
PSC modules. VMSC channels A and B contain the alpha and beta calculator/predictor logic. The CC
contains the BIT/IFIM logic and the DEEC/VMSC and EAIC/VMSC data transfer logic. The DEECs and
EAICs contain PSC trim command interface logic.
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VMSC Logic Partitioning
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VMSC Logic Partioning
Channels A, B and C
Channels A and B Channel C
• One CPU Card Per Channel
• Each Channel Executes the
Following Logic:
- Digital Flight Control Laws
- HIDEC Logic
• ADECS
• Inlet Integration
• Extended Engine Life
- Alpha/Beta Calculator Predictor
- MUX I/O (Channel A Only)
- Inter-Channel Communication
Logic
• 3 CPU Cards
- CPU 1 - FG OFP
- CPU 2 - BG OFP (Left)
- CPU 3- BG DFP (Right)
Channel C
Channel B
Channel A
VMSC LOGIC PARTITIONING
The VMSC has three redundant channels with up to three CPUs per channel. Channels A and B each
contain one CPU. Each CPU contains digital flight control laws, HIDEC logic, Alpha/Beta
calculator predictor, MUX I/O, and inter-channel communication logic. The logic in channel A
is identical to that in channel B. Channel C contains three CPUs. CPU No. 1 contains the PSC
foreground logic which operates at 20 hertz. CPU No. 2 contains the left PSC background logic
and CPU No.3 contains the right PSC background logic. The three CPUs operate concurrently.
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PSC Logic in VMSC Channel C
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PSC in the VMSC
J Right BG
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•IntializedVariables
•Variables
OperatingSystemShell
•Variables
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PSC LOGIC IN VMSC CHANNEL C
The PSC logic in VMSC channel C executes in a multi-processor/multi-memory environment, unlike
the Hawk which executed in a single processor. Each processor contains Read-Only-Memory (ROM)
and Random-Access-Memory (RAM). The executable code, constants, initial values and the
operating system are stored in ROM. The limited amount of RAM is reserved for variable memory.
The CPU reads from both ROM and RAM but it only writes to RAM. The implementation is the same
for all three CPUs.
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VMSC Channel C Memory Requirements
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Dual Engine Memory Requirements
CPU
• Foreground"
1 553 MUX Interface,
Supervisory, Kalman Filter, One-Shot,...
Requires: 436 Kb ROM, 48 Kb RAM
• Background No. 1•
Supersonic Inlet Model,
PSC Optimization Logic, Engine Model
Requires: 479 Kb ROM, 42 Kb RAM
CPU 2
Per Card
Available Memory
508KbROM
256 K b RAM
CPU 3
• Background No. 2"
Supersonic Inlet Model,
P SC Optimization Logic, Engine Model
Requires: 479 Kb ROM, 42 Kb RAM
C_.0¢0¢6._. IO0.[_l,=
VMSC CHANNEL C MEMORY REQUIREMENTS
The PSC control laws in channel C of the VMSC reside in three separate CPUs. Each CPU has 508
Kb of Read-Only-Memory (ROM) and 256K of Random-Access-Memory (RAM) available. Due to the
limited RAM, the executable logic is run from ROM on each CPU. The foreground Operational
Flight Program (OFP) uses 436Kb of ROM and each background OFP uses 479 Kb of ROM. Only a
small porhon of RAM is utilized. The foreground uses 48 Kb of RAM and each background uses 42
Kb of RAM.
Paper _ / Prey / Next ] [Submit Response / Read Responses]
7/,
NASA Dryden Flight Research Center
"PSC Implementation and Integration", page 14
VMSC Channel C Timing; Foreground Operational Flight Program (OFP)
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Foreground Execution Rate
in the VMSC
• Foreground OFP Executes at a Fixed Rate
• 20 Hz, 50 Millisecond (mS) Frame
Critical Module Timing Data"
• Kalman Filter: 3.4 mS
• Stall Protection: 1.4 mS
• Foregound Frame Utilization
• Single Engine: 14 mS Out of 50 mS Frame
• Dual Engine: 21 mS Out of 50 mS Frame
VMSC CHANNEL C TIMING
The PSC foreground Operations Flight Program (OFP) operates at a fixed rate of 20 Hz. Timing
analyses have been conducted to ensure that the PSC logic will complete in the 20 Hz frame.
The background logic runs at a variable rate which depends on flight conditions. Background
timing is _mportant because it corresponds to the time between PSC trim applications.
The PSC foreground OFP contains the supervisory logic which executes at 20 Hz. If a failure is
detected in the supervisory logic, the system must be uncoupled quickly. Timing data has been
taken which shows that during single engine operation 14 ms out of the 50 ms frame is used.
During dual engine operation, 21 ms out of the 50 ms frame is used. Two key foreground
modules, the Kalman Filter and stall protection use 3.4 ms and 1.4 ms, respectively.
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Background Execution Rate
in the VMSC
• Background Runs at Variable Rate
• Critical Module Timing Data (Per Call Basis)
- Compact Engine Model:
32 mS (Milliseconds)
- Compact Inlet Model:
Subsonically: 16 mS
Supersonically: 160 mS
- Linear Programming Logic:
10 - 20 mS (Constraint Dependent)
• Background Execution Rate is Dependant on
Flight Condition
- Subsonically: 0.2 - 0.3 Seconds (6 Optimization Loops)
- Supersonically: 0.45- 0.65 Seconds (3 Optimization Loops)
BACKGROUND OPERATIONAL FLIGHT PROGRAM (OFP)
The PSC background OFP runs at a variable rate. The execution rate is dependent on flight
condition. At subsonic conditions, the background completes in 0.2-0.3 seconds, while at
supersonic conditions, the background completes 0.45-0.65 seconds. The timing data show that
the compact engine model and linear programming logic take 32 ms and 10-20 ms, respectively.
The compact inlet model timing depends on flight condition. Subsonically it takes 16 ms while
supersomcally it takes 160 ms. The supersonic portion of the compact inlet model is the main
reason for the large execution times required at supersonic conditions.
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NCI Variables
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Window
VMSC PSC Supersonic NCI Entries
(DEST 8 or 10)
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NAVIGATION CONTROL INDICTOR (NCI) VARIABLES
The aircraft Navigation Control Indicator (NCI) is used by thepilot to modify the PSC control
laws in-flight. The longitude, latitude, and altitude entries are decoded by the PSC control
laws when the DATA SELECT switch is in the DEST position. The NCI is used to select switches
or table pointers in the PSC control laws. This greatly enhances the experimental capabilities
of PSC. There are five entries available in the latitude and altitude windows and six in the
longitude window. Beyond this, the pilot can choose 2 separate definitions for each entry by
setting the DEST DATA switch to an odd number for one definition or an even number for the
other definition. This results in 32 available entries to modify the control laws in-flight.
This chart shows the 16 entries available when an even DEST DATA position is selected.
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Couple/Uncouple Logic
Designed to Prevent Uncommanded, Unsafe, or
Invalid Trim Application
Coupling Is Initiated Only by the Pilot
• All Coupling Criteria Must Be Satisfied Before the
Trims Are Applied to the DEEC/EAIC
• The Aircraft Resumes Normal F-1 5 Operation If
Any Coupling Criteria Becomes Unsatisfied
• Pilot May Uncouple at Any Time
• Several Uncouple Methods Available to Pilot
¢,X._l- 0 (_.._.I(_l.-DidM
IMPLEMENTATION OF SAFETY DESIGN FEATURES
Several system safety, design features have been implemented for PSC. These include the
couple/uncouple Io_glc, extensive In-Flight Integrity Management (IFIM), trim command limiting,
engine stall protecuon, VMSC safety features, NCI data entry restrictions, and a limited
flight test envelope.
The PSC couple/uncouple logic is designed to prevent uncommanded, unsafe, or invalid trim
application. Coupling of the system can be initmted only by thepilot. An extensive set of
coupling criteria must be satisfied before the system couples andif the criteria becomes
unsatisfied while coupled, the system automaucally uncouples. In this case, the aircraft
reverts to normal F-15 operation. The pilot has the authority to uncouple at any time.
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Manual and Automatic Methods for Uncoupling System
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PSC UNCOUPLE REASONS
PADDLE SWITCH DISENGAGE
PILOT INITIATED UNCOUPLE
POWER SWITCH OFF
MODE NOT SELECTED
INCOMPATIBLE MODE S
LANDING GEA R HA NDLE DOWN (WITHOUT OVERRIDE
IFIM FAILURE
MANUAL AND AUTOMATIC METHODS FOR UNCOUPLING SYSTEM
There are several manual and automatic methods for uncoupling the system. The manual methods
available to the pilot are to depress the paddle switch disengage, depress the couple/uncouple
button, turn the power switch off, turn the selected mode off, select an incompatible mode,
and set the landing gear handle down. Automatic uncoupling ocurs when there is an IFIM
failure.
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PSC In-Flight Integrity Management (IFIM)
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PSC UNCOUPLEAFIM REASONS
The uncouple/IFIMreasc_slistedcausethePSC sxstBmtouncoupleand illuminatetheIFIMlighton the
upfront panel in the cockpit.
CC Self Test Fail
VMSC Self Test Fail
DEEC Self Test Fail
EAIC Self Test Fail
1553 MUXCheck Fail
H009 MUX Check Fail
Loss of CC Power
Loss of PA SCOT Power
LossofVMSC Power
INS ValidityFailure
INS Attitude Validity Failure
Math Number Validity Failure
Pressure RatioValidityFailure
A DC TrueAirspeedValidityFailure
CA S Dlsm_gagement(Any Axis)
VMSC NVM Checksum Failure(Any Channel)
VMSC OFF Checksum Failure(Any Channel)
VMSC ChannelC BackgroundCFU Failure
VMSC Input Data Out of Range
VMSC Arithmetic Error Fault
PSC Optimization Unbounded
• V _ lvbchanical/Autothrottle PLA Iv_smat_h
• Stall on Selected Ensine(s)
• Reversicm to BUC cm ,Selected Engine(s)
•Augmentor Failure on SelectedEngine(s)
•UA RT Did Not ReceiveValidDatainTime
•EPR Trim Out ofRange
•AirflowTrim Out ofRange
• CIVV Trim Out of Range
• RCVV Trim Out of Range
•A/B Fuel/AirTrim OUt ofRange
•NIC2 Trim Out ofRange
•AJ Trim Out ofRange
•AutothrottleTrim Out ofRange
•CC/VMSCWrap Failure,Declaredby CC
•CC/VMSC Wrap Failure,Declaredby VMSC
•DEEC/VMSCWrap Failure,Declaredby
SelectedDEEC(s)
•DEEC/VIv_CWrap Failure,Declaredby VMSC
•EAIC/VMSCWrap Failure,Declaredby VMSC
•CC/DEEC Wrap Failure,Declaredby CC
• CC/DEEC Wrap Failure, Declared by DEEC(s)
PSC IN-FLIGHT INTEGRITY MANAGEMENT (IFIM)
The PSC In-Flight Integrity Management (IFIM) logic is designed to automatically uncouple the PSC
system and notify the pilot via the IFIM light in the event of certain hardware or software
failures. An IFIM failure is declared when a computer fails a self check, the multiplex bus fails
a check, a computer loses power, validity bits are not transmitted or received from the INS or
ADC, CAS disengages, Checksum fails, PSC logic gives erroneous results, the DEECs receive invalid
trim commands, or wrap words fail to increment.
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Trim Command Limiting
• DEEC Limits Trim Commands to Protect Engine Stability
and Dynamic Response
- Range Checking
- Rate Limiting
- Commands Overridden to Maintain Safe Operation
- Commands Cancelled ira Failure Is Detected
• EAIC Commands Are Limited to Maintain Stable Flow to
the Engine
- MUX Scaling Limits the Magnitude of Trim Commands (+5 deg)
- Commands Cancelled ira Failure Is Detected
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Engine Stall Protection
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ENGINE STALL PROTECTION
The PSC software contains stall protection logic which limits the amount of EPR uptrim during
aircraft maneuvers to maintain an adequate fan stall margin. The stall protection logic runs in
the foreground CPU at 20 Hz.
¥ PSC sends commands to the DEEC which could potentially stall the engine
¥ Engine Stall Protection Logic included in the DEEc to decrease this risk
¥ The DEEC Limits only maintain adequate stall margin for straight and level flight
¥ The PSC Stall Protection Logic operates at 20 Hz and limits the amount of EPR uptrim to
maintain adequate stall margin during all aircraft maneuvers
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VMSC Safety Features
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VMSC SAFETY FEATURES
Re-hosting the PSC control laws in the VMSC required the addition of several safety features to
the system. Wrap checks with the CC and both DEECs were added. Since the PSC operates in three
CPUs, wrap checks between the foreground and background CPUs were added. In addition, logic was
added to perform checksums, timing checks, and power-up tests.
¥ CC to VMSC Channel C Foreground Wrap Failure Check
g DEEC to VMSC Channel C Foreground Wrap Failure Checks (Left and Right Engines)
¥ VMSC Channel C Background CPU Failure Checks
g OFP Checksum Failure Checks
g NVM CHecksum Failure Checks
¥ Watch Dog Timers
¥ Power Up Tests
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Data Entry Restrictions
• NCI Panel Can Be Used to Input Code Words
to Reconfigure PSC Control Laws
• The Code Word Is Used by the VMSC Only When
- "Enter Data" Button on the PSC Control Panel
Is Depressed and
- The PSC System Is Uncoupled
Transients A voidedby Preventing Data Entries While Co_led I
C_.94-0_-011 .t
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Revised Aerodynamics, Revised Thrust Transient, "Rigid" Rudder Hinge Moments,
Assuming Engine Stall Transient With No Recovery, and No Pilot Reaction
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PSC FLIGHT TEST ENVELOPE LIMITATIONS
The PSC flight test envelope has been limited based on a simulation study performed on a clean
F-15/A with CAS on. The study assumed an engine stall on one engine with no recover_ and no
pilot action to counter the lar,_e yaw moment. Region 1 is a "do not fly" region. Regionz is a
"no commanded SEC tranfer' region. Also shown are 0.8 g and 1.0 g lateral acceleration lines
which are pilot discomfort boundaries.
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SOFTWARE VERIFICATION & VALIDATION PROCESS AND SYSTEM INTEGRATION TEST
The Software Verification and Validation Process consists of laboratory system integration
tests, hardware-in-the-loop simulation and aircraft ground tests.
The System Integration Test is performed in the McDonnell Douglas Software Test Facility and
Flight Control Laboratory. The purposes of the test are to validate the communication
interfaces between the various flight computers, verify the system safety features, and verify
proper operation of the PSC control laws.
Actual flight hardware and software are used for the CC, PASCOT, and VMSC in the System
Integration Test. Software models of the engines, inlets, and nozzles reside in the Harris
host computer. The DEECs and EAICs have been modeled since these units will not be available.
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The Harris also contains the simulation software for cockpit displays (e.g., HUD) and an F-15
aircraft with six degree of freedom dynamics.
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Hardware-In-The-Loop (HILS) Simulation
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HARDWARE-IN-THE-LOOP SIMULATION (HILS)
The Hardware-in-the-Loop Simulation is conducted at the McDonnell Douglas manned simulation
facility. The.purposes of the test are to verify proper operation of the PSC control laws
under realistic variations in altitude, Mach number andpower setting throughout the flight
envelope, verify that the flight control system has not been adversl 7 affected by the
additional PSC logic, verify PSC system safety features, and famiharize the pilot with the
PSC control funcUons.
Actual flight hardware and software are used for the CC, PASCOT, and VMSC in the
Hardware-in-the-Loop Simulation. The crew station is a replication of the F-15 cockpit with
all the normal switches, gauges and controls. A high fidelity six degree of freedom F-15
aircraft simulation and models of the Air Data Computer, Inertial Navigation System,
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mechanical Flight Control System, and flight control actuators are installed in the SEL host
computer. The engine/DEECand inlet/EAIC models also reside in the SEL computer.
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